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Abstract
This paper presents the stochastic cycle period as a 
performance metric for timed asynchronous circuits. 
The stochastic cycle period is a sum of weighted de­
lays whose value represents the expected delay of a 
single cycle in the specification. Each weight denotes 
the amount of time a delay contributes to the cycle 
of the circuit when the circuit is in steady-state op­
eration. This paper demonstrates how the stochastic 
cycle period is used to aggressively optimize timed cir­
cuits for average-case performance. It shows the use 
of the stochastic cycle period to restrict out low prob­
ability triggers, optimally order pins, and size transis­
tors in gate implementations. All optimization efforts 
are focused to  improve the average-case delay in the 
timed asynchronous circuit, a t the possible expense of 
the worst-case delay. In addition, this paper shows the 
calculation of the stochastic cycle period and proposes 
a new method for calculating trigger probabilities in 
timed circuits. This new method is simulation based, 
does not require the timed state space of the specifica­
tion, and can be applied to  any arbitrary Petri net.
1 Introduction
Asynchronous design styles were engendered before 
many synchronous techniques, but were left to  the way­
side because of their perceived difficulty of implemen­
tation. Components in an asynchronous circuit oper­
ate as fast as they can and notify other components 
when they have completed their work. In this type 
of circuit, the traditional cost metric is redefined. In 
synchronous circuits, it is necessary to  always optimize 
for the worst-case behavior. It is the worst-case that 
is going to set the clock frequency, regardless of how 
often tha t worst-case actually occurs. When designing 
an asynchronous circuit, the designer must optimize for 
the average-case, not the worst-case scenario.
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Pivotal to any design method is the ability to  an­
alyze and optimize circuits and circuit specifications 
throughout the design process. This work develops a 
performance analysis technique for tim ed circuits [1] 
which is integrated into the CAD tool ATACS. This tech­
nique, which is based on the stochastic cycle period, 
addresses the need of a performance metric for timed 
circuits.
The stochastic cycle period is a weighted sum of de­
lays. The weight on a delay designates the relative 
likelihood th a t the delay contributes to the cycle of the 
circuit when the circuit is in its steady-state. The de­
lay is derived from the actual gate implementation of 
the signals in the system and are trigger-dependent. A 
trigger-dependent delay is the time it takes for a tran ­
sition at an input pin (the trigger) to cause a transition 
on the output pin. The value of the stochastic cycle pe­
riod is the expected or average-case delay of the circuit 
because the weights on the delays are derived from the 
steady-state behavior.
Many methods for asynchronous performance analy­
sis do exist and this work strives to build and improve 
upon those techniques. Specifically, the stochastic cy­
cle period performance metric is rooted in [2] but dif­
fers in tha t it incorporates the use of bounded delays 
with distributions and allows choice constructs in the 
specification. When compared to [3, 4, 5], this perfor­
mance metric avoids the pitfalls of Markovian analy­
sis and reduces the number of statistical metrics to  a 
manageable set. These methods either present a met­
ric for every edge or state in the reachable system or 
they reduce the information down to a single value. 
The stochastic cycle period presents a greatly reduced 
set of metrics which denote the importance of trigger- 
dependent delays in the asynchronous design. Finally, 
the derivation of the stochastic cycle period uses simu­
lation techniques tha t are similar to those in [6]. How­
ever, [6] can only present a single value tha t denotes the 
average time separation between one event to  another. 
Although [6] does calculate the average-case delay of 
a cycle in the system, it does not present any infor­
mation about the paths in the system tha t constitute
tha t delay. Not only does the stochastic cycle period 
present the average-case delay in the design, it shows 
the designer which transitions contribute to tha t de­
lay, thereby revealing the critical average-path in the 
circuit.
This paper is organized as follows: Section 2 presents 
the system model, describes the stochastic cycle pe­
riod, and briefly discusses how it is derived. Section 3 
gives an example of the stochastic cycle period for a 
simple enhanced latch controller and discusses how the 
stochastic cycle period can be used to  analyze and op­
timize circuit performance. Finally, Section 4 demon­
strates runtimes for the stochastic cycle period on var­
ious designs and proposes areas of future work.
2 The Stochastic Cycle Period
sible trigger in the cycle is weighted and considered, 
the metric provides a profile of the cycle period which 
reflects the notion of average-case performance.
The stochastic cycle period is computed using a 
stochastic timing simulation. The stochastic timing 
simulation is the natural extension to the timing simu­
lation presented in [2] where the maximum values are 
replaced with stochastic information showing the con­
tribution of each possible delay in the cycle period. 
W ith this substitution, the timing simulation for the 
STG  in Figure 1 becomes:
t(E + , i) =  pi 
r (D + ,i)  =  r (E + ,i)  +  a E+D+ 
r(A + , i) =  (r(D + , i) +  a D+A+) +
wLt-A+ (r(L t-, i) +  a Lt_A+)
The stochastic cycle period uses a Timed Stochastic 
P etri N et (TSPN) representation to model the timed 
circuit specification. Since delay in a timed circuit 
is a complex function of process variation and envi­
ronment, delays for places in the TSPN  are modeled 
as bounded stochastic distributions. In practice, the 
TSPN  behaves much like a marked petri-net or Signal 
Transition Graph (STG)  representation, only transi­
tions cannot immediately fire when they become en­
abled in a marking. Rather, when a place is added 
to  a marking, it undergoes a delay tha t is prescribed 
by its stochastic distribution. Once a place has com­
pleted its prescribed delay, the place becomes available 
to  waiting transitions. If enough places are available to 
a waiting transition to enable it to fire, it fires instantly. 
A trigger is defined as the last place to become avail­
able to  a transition causing it to  fire [7]. The TSPN  
model forces interleaving semantics and only allows a 
single place to  become available at a time to waiting 
transitions. Therefore, simultaneous switching is not 
considered in this model. This restricts the types of 
delays tha t a gate can undergo to trigger-dependent 
delays.
The stochastic cycle period p is defined as a weighted 
sum of delays, where each delay is derived from trigger 
dependencies in the circuit implementation. Formally, 
the stochastic cycle period is p =  E(a,ti)GT®«a " ,  
where T  is the set of all possible signal transitions al­
lowed in the system, a uv is the delay caused when the 
gate implementing the transition v  is triggered by tran ­
sition ti, and w uv is a multiplier tha t determines the 
amount of time tha t a uv contributes to  the expected 
delay in a cycle of the circuit. Since weights are used 
for trigger transitions in the cycle, the circuit can be 
optimized to  favor transitions which make significant 
offerings to the overall cycle period. Since each pos­
r(E + , i +  1) =  w Ria+E+ (r(R in+ , i) +  a Ria+E+) +
®A-+E+ ( r (A- , i )  + a  A-E+)
=  /£>■(* +  !),
where the function r ( v, i) is the time of the i th transi­
tion of v  and p is the cycle period. To solve for p in 
the timing simulation, the symbolic times for each of 
the i th transitions are substituted into the function for 
r ( E + ,i  +  k).  The function r (E + , i +  k) is set equal to 
p ■ (i +  k) and it is directly solved for p. The value k 
denotes the number of cycles used in the timing sim­
ulation before it converges to a steady-state solution. 
The original cycle period from [2] is an upper bound 
on the worst-case performance of the circuit, due to 
the role of the max function. The new stochastic cy­
cle period shows the average-case performance of the 
circuit, due to the role of the weights. Accordingly, 
the effectiveness of optimizations both on and off the 
critical path of the circuit in improving average-case 
performance is duly reflected in the value, as well as 
the weights of the stochastic cycle period before and 
after the optimizations.
Figure 1: The S T G  and circuit implementation of an 
enhanced latch controller courtesy of [8].
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The key to the stochastic timing simulation is the 
way in which the wuv weight values are constructed 
during the simulation. On each cycle of the stochastic 
timing simulation, the weight values must be updated 
correctly to reflect the stochastic model of the TSPN  
representation. A trigger probability, P ruv, is defined 
as the probability of a transition u triggering v. The 
trigger probabilities are used to  update the weight val­
ues in the timing simulation. Therefore, the wuv values 
are derived through simulation but seeded with trig­
ger probabilities. The time of the ith transition of a 
signal is found by taking each P ruv value for each trig­
ger for the signal in question and adding it to  wuv. 
In [7], analytical, as well as simulation methods are 
presented to calculate trigger probabilities. However, 
each of the methods derive trigger probabilities by first 
finding steady-state and transition probabilities in the 
tim ed Reachability Graph (R G ) of the TSPN  system. 
Due to the size and nature of the R G , simulation time 
is costly. Moreover, while the analytical methods are 
fast, they can only be used with confidence in a nar­
row class of circuits. To overcome these limitations, 
this paper simulates directly the trigger probabilities 
using a stochastic simulation or a random walk. Note, 
the reachable state space is not stored in the simula­
tion. The stochastic simulation can be applied to  any 
class of TSPN (including arbitrary choice constructs), 
does not require the R G  to exist, and does not require 
an input trace.
3 Example
Figure 1 shows the STG for the enhanced latch con­
troller from [8] and the circuit synthesized by ATACS. 
The ST G  is translated to the TSPN  model by caus­
ing the arc delays to  be uniformly distributed across 
bounds th a t are set to  be ±20% of the SPICE’ed de­
lay values shown in [8]. Before generating the circuit, 
the stochastic cycle period for the enhanced latch con­
troller is compared with an alternative latch controller 
design, such as the simple latch controller from [8]. 
This is done by using the expected delays of places 
in the TSPN  as the a uv delays in the stochastic cycle 
period. This simple analysis shows the enhanced latch 
controller to  have an average-case performance tha t is 
1.35 times faster than  the simple latch controller. This 
number correlates well to  the 1.47 times speedup shown 
in the SPICE results from [8]. The slight difference is 
attributed to  the fact tha t results from the SPICE simu­
lation are dependent on a single input trace with fixed 
times for things to happen, as well as the fact that 
SPICE cannot consider process and environment varia­
tions. It produces a fixed delay tha t is determined by
The weights on the arcs of the STG  in Figure 1 de­
note the «;uv values from the stochastic cycle period. 
The larger the weight, the greater the amount of de­
lay the arc contributes to the average-case performance 
of the circuit. Therefore, if a trigger-dependent delay 
has the value auv , the amount of time th a t delay con­
tributes to the average cycle of the circuit is vjuv ■ «uv, 
where » uv  is the weight multiplier from the stochastic 
cycle period. Using these weights, further optimization 
to  the circuit can be applied. According to the weights, 
the delay for the transition A + is largely controlled by 
the trigger D + and both D + and A + make signifi­
cant contributions to  the cycle period. Therefore, D + 
should be near the output of the gate implementing 
A + to optimize its performance. For the falling tran ­
sition A-, D- controls the delay and thus D- should be 
near the output of the gate. The transition E +  is trig­
gered by R in+ and A-, but A- is not directly on the 
critical path, so R in+ is moved near the output of the 
gate implementing E + . Accordingly, E- is triggered 
by Rin- and L t+ , but Rin- has negligible weight and 
is therefore not a contributor to the cycle period, so 
L t+  should be moved near the output of the gate for 
E-. Finally, for the gate implementing Lt, the weights 
show Aout- to  rarely contribute to the length of the 
cycle period, so A + should be placed near the output 
of Lt to speedup the L t+  transition.
A more aggressive optimization of this circuit in­
volves tightening timing bounds to restrict out triggers 
in the actual implementation. The weights from the 
stochastic cycle period can be used to  identify trigger 
signals th a t do not contribute to  the cycle period. In 
this example, it is extremely unlikely tha t A out+ trig­
gers A-. If the bounded delay for Aoui.— is tightened 
by 0.5%, the signal Aoui — is no longer needed in the 
implementation of A-. Similarly, a tightening of about
0.5% removes Rin- from the gate for E-. This shows 
how the stochastic cycle period and the trigger prob­
abilities can be used to  restrict out triggers th a t have 
low weights of occurring. Although some consider this 
type of optimization too aggressive, it is im portant to 
note tha t the delay assumptions in the beginning are 
very conservative. As the design matures, the tim­
ing assumptions are brought closer to  the actual delay 
ranges. Moreover, at this point the circuit designer has 
a good understanding of the amount of slack found in 
the system. The stochastic cycle period is designed to 
better utilize this slack.
Another possible optimization is transistor sizing. 
For example, looking at the STG, transitions tha t make 
significant contributions to the delay of the circuit can 
be readily identified. W ith this information, it is possi­
ble to  size the transistors in the gate implementations
th e  inputs and  th e  model used the  sim ulation.
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to  favor transitions tha t fall in the critical cycle. Con­
sider the signal Lt. The high going phase of Lt is on the 
critical path with a weight value of 0.99, while the low 
going transition falls off the critical path with a weight 
value of 0.15. W ith this information, it is possible to 
skew the gate implementing Lt to favor the rising tran ­
sition, since tha t is the critical edge. This can easily 
be accomplished by increasing the width of the tran ­
sistors involved in the rising transition of Lt, with the 
transistor near the power rail having the largest width.
4 Results and Conclusions
Early results for the stochastic cycle period are promis­
ing. We have determined th a t we can do performance 
analysis on very large systems using stochastic simula­
tion to compute trigger probabilities for the stochastic 
cycle period. To show this, we analyze a number of 
enhanced latch controllers connected in series on a 400 
MHz Pentium II processor with 384 MB of memory. 
For a 4 stage enhanced latch, ATACS finds 2416 states 
in 222 seconds using 72 MB of memory. The simu­
lation for the stochastic cycle period completes in 95 
seconds using only 14 MB of memory. Note tha t the 
state graph does not need to be found for the simula­
tion. In fact, ATACS is unable to find the state space 
for a 5 stage enhanced latch controller. However, the 
simulation can provide the stochastic cycle period in 
156 seconds with only 14 MB of memory. This shows 
tha t the new simulation method for the stochastic cy­
cle period is able to scale to  large systems tha t could 
not otherwise be analyzed.
As another example, we analyze a simple asyn­
chronous memory management unit (MMU) [9]. The 
MMU can receive a request to load or store data  from 
a microprocessor. On a normal memory load or store, 
it appends the high order byte to  the memory address 
from one of two internal registers (one for loads, an­
other for stores). Two special addresses are used to 
load or store these internal registers. There are 6 pos­
sible cycles depending on choice in the environment. 
We assume th a t loads occur twice as often as stores. 
We also assume tha t each of the two internal registers 
are only accessed 1 percent of the time. The timing 
numbers are taken from [1], This example illustrates 
our method applied to a specification containing choice 
constructs. The MMU has 1544 states and the anal­
ysis took 1048 seconds to complete. The results show 
tha t many of the falling requests in the control hand­
shake do not affect the performance. They also show 
the relative importance of each of the 6 cycles.
This paper has presented the stochastic cycle pe­
riod as a performance metric for timed systems. It
has shown the stochastic cycle period to have the abil­
ity to optimize timed circuits for average-case perfor­
mance by identifying delays in the circuit th a t signif­
icantly impact the cycle of a circuit when the circuit 
is in its steady-state behavior. From this, it is possi­
ble to restrict out triggers from gate implementations, 
optimally order pins, and size transistors to favor the 
average-case delay of the circuit. In addition, this pa­
per has presented a new method of directly calculating 
trigger probabilities tha t does not require the presence 
of a R G  for the TSPN  model. The new method is 
based on stochastic simulation and is faster than  previ­
ous simulation methods in [7], due to  the fewer number 
of values tha t it must track.
Future work for this research includes the autom a­
tion of transistor sizing and pin ordering, as well as, 
aiding the designer in identifying triggers to restrict 
from gate implementations. More importantly, future 
work includes methods for finding good bounded de­
lays to  use in the TSPN  model and a method of sizing 
transistors to meet the specified delays.
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